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Abstract
Realization of post-CMOS graphene electronics requires production of semiconducting graphene,
which has been a labor-intensive process.1–5 We present tailoring of silicon carbide crystals via con-
ventional photolithography and microelectronics processing to enable templated graphene growth
on 4H-SiC{11¯0n} (n ≈ 8) crystal facets rather than the customary {0001} planes. This allows
self-organized growth of graphene nanoribbons with dimensions defined by those of the facet.
Preferential growth is confirmed by Raman spectroscopy and high-resolution transmission elec-
tron microscopy (HRTEM) measurements, and electrical characterization of prototypic graphene
devices is presented. Fabrication of > 10,000 top-gated graphene transistors on a 0.24 cm2 SiC
chip demonstrates scalability of this process and represents the highest density of graphene devices
reported to date.
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Epitaxial graphene on SiC is an exciting new electronic material that presents the possi-
bility of room temperature ballistic devices.6–8 Extremely high carrier mobilities, exceeding
250,000 cm2/(V · s) at room temperature, have been observed,9 and epitaxial graphene has
been shown to be compatible with traditional top-down processing techniques.10 Its linear
semi-metallic band structure11 allows ambipolar tuning of conduction and direct application
to RF devices,12 while other devices require modification of the graphene sheet to induce
a band gap. The latter has received significant attention, and has been accomplished by
selective chemical treatment,13,14 and nanoribbon fabrication,1–5 which results in a band gap
inversely proportional to ribbon width.15–17 The nanoribbon approach is promising in that
it has shown large gating effects, but production methods documented thus far, including
e-beam lithography1–3 and other approaches,4,5 are too slow and not controllable enough for
technological application.
Morphology of epitaxial graphene on SiC is highly influenced by the structure of the
underlying substrate. In well-controlled growth conditions,7,8,18,19 nominally on-axis SiC re-
tains an ordered terrace structure that originates in the miscut angle of the SiC wafer. Many
interpret these steps as being problematic,20 but scanning tunneling microscopy measure-
ments have consistently observed that the graphene lattice is continuous over such steps.
This is true of 0.5 nm 4H-SiC half-unit cell steps and few-nm steps where step bunching
occurs.6,21 We find [see Fig. 1] that this remains true at a much larger scale; graphene pleats
typically present on the SiC(0001¯) plane18 are observed traversing prepared SiC steps as
large as 150 nm, indicating continuity of graphene over the step. These observations ex-
plain transport measurements in which underlying SiC steps appear to have little effect on
mobility7,22 or observation of the quantum Hall effect,22 and suggest exploitation of the effect
to produce nanoribbons by novel fabrication methods.
It has long been known23 that SiC{0001} surfaces exhibit step bunching in various envi-
ronments. Recent systematic studies have found a greater propensity for step bunching on
the (0001) face,24–27 with vicinal miscuts toward 〈11¯00〉 displaying bunching of parallel steps
into (11¯0n) “nanofacets” up to 4−5 unit cells in height, oriented at an angle of ∼ 25◦ to the
basal plane.25,26 It has been suggested that such nanofacet formation may be understood
as a minimization of surface free energy.25,28 Steps perpendicular to the directions 〈11¯00〉
are strongly favored on (0001), such that steps formed macroscopically perpendicular to
〈112¯0〉 are microscopically zigzagged, with segments perpendicular to 〈11¯00〉 directions.24–27
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The (0001¯) face, by contrast, seems to form steps at almost any orientation.26 Step-bunched
nanofaceting has not been observed there previously,26,27 but we show in Fig. 1 that a (11¯0n)
facet is induced by pre-processing (see below). These results are qualitatively true of both
6H- and 4H-SiC polytypes.26 It is perhaps expected that graphene growth should proceed
first on facets, given the lesser bonding of Si atoms, and this has been observed on etching-
induced (11¯0n)20 and (112¯n)29 nanofacets.
We propose exertion of control over the natural step bunching mechanism to prepare a
crystal facet for self-organized graphene growth [see Fig. 2]. Given the discussion above, the
best choice for this purpose may be (11¯0n). Controlled facets are achieved by photolitho-
graphic definition of Ni lines on a SiC substrate perpendicular to the 〈11¯00〉 direction; these
lines are transferred into the SiC by a fluorine-based reactive ion etch (RIE), which, while
relatively simple technologically, allows nm-precision in the etch depth. As depicted in Fig. 2,
it is the etch depth that ultimately defines the width of nanoribbons prepared. 15 nm etch
depths were readily achieved in this work, which resulting ribbon width (∼ 30 nm) is suffi-
ciently narrow to result in a sizable band gap at room temperature. Much narrower widths
should be reachable with minimal effort. We have nevertheless chosen to focus here on
∼200 nm ribbon widths that allow convincing demonstration of the concept via accessibility
to characterization probes including Raman spectroscopy, yet narrow enough to exhibit a
band gap at low temperature. After removal of the Ni mask and cleaning, the crystal is
heated to elevated temperatures (1200 – 1300 ◦C) at intermediate vacuum (10−4 Torr) for 30
min., inducing SiC step flow; the abrupt step relaxes to a (11¯0n) facet, and the temperature
is elevated to > 1450 ◦C for graphene growth as described previously.6,7,18
Preferential growth on the facet is confirmed by Raman mapping as shown in Fig. 3b.
The intensity of the 2D Raman band (2700 cm−1) characteristic of graphene is mapped over
a ∼ 100 nm SiC step and adjacent (0001) faces. Little to no intensity is observed on the
horizontal surfaces, but significant intensity is seen at the step edge, indicating presence of
graphene there. Note that the lateral resolution of the Raman instrument, at ∼ 1µm, is
much larger than the facet width and the mapping grid spacing. Optimization of growth
temperature and time will foreseeably enhance selectivity.
Cross-sectional HRTEM images [see Fig. 3c] also evidence preferential growth. Multiple
layers of graphene are observed on the facet, with only partial layers on the horizontal (0001)
plane. The facet angle observed, 24◦, is in agreement with AFM measurements (not shown)
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of 24−28◦ across multiple samples and locations, corresponding to the high-index SiC facet
(11¯0n), where n ≈ 8. The precise facet obtained is dependent on processing temperature.24
Ribbon samples were prepared for electrical measurement by exposure to an extremely
short directional O2 RIE to remove any graphene fragments from the horizontal (0001)
surface. This was verified by Raman mapping, as shown in Fig. 4b. Extensive electrical
probing confirmed lack of measurable conductivity on the horizontal surfaces. Note that this
processing step will very likely become unnecessary with refinement of preferential growth
parameters. Metal contacts were deposited for four-terminal measurements without gate
and two-terminal measurements with top gate. In the latter case, an Al2O3 dielectric was
deposited by atomic layer deposition (ALD) followed by deposition of the metal gate [see
Fig. 2].
Measurement of four-terminal test structures [see inset, Fig. 4c] yielded sheet resistances
of 180-500 Ω/sq., values typically observed in as-grown planar graphene,8 suggesting that
the quality of these ribbons does not differ dramatically from that of the planar material.
Fig. 4c shows a series of conductance vs. source-drain voltage curves taken between 77 K
and 4 K. The behavior is metallic at high temperatures, but quantum confinement is clearly
manifested in the nonlinearity observed at 4 K, indicating presence of a small band gap, as
expected of this ∼200 nm ribbon and in agreement with previous reports.7
Photolithographic processing allows fabrication of a large number of devices at higher
density. An array of top-gated graphene transistors prepared on the (0001¯) face of a 4×6 mm
SiC chip with SiC etch depth ∼100 nm is shown in Fig. 5b. A single device (source, drain,
channel, and gate, as illustrated in Fig. 2) occupies a 35× 65µm area, so the 0.24 cm2 chip
accommodates more than 10,000 transistors. This density was limited primarily by the size
of the probe tips used for electrical measurement, but it is, to our knowledge, the highest
density of graphene transistors achieved to date. The room temperature gating effect is
plotted in Fig. 5b. While transport characteristics of the various devices are reasonably
consistent, there is work to be done in improving the selective growth and patterning. Two
imminent changes will dramatically enhance this effect: reducing the growth temperature
and time to in turn reduce the number of graphene layers on the facet, significantly improving
gating efficiency, and reducing the SiC etch depth to narrow the ribbon, inducing a band
gap at room temperature.
It should be noted that there are likely fundamental differences in the graphene growth
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among the possible SiC facets, analogous to the dramatic differences in growth speed and
layer orientation observed on the (0001) and (0001¯) faces,8,18 and the (11¯0n) facet chosen here
is possibly not the most desirable in terms of selectivity and quality of graphene produced.
This is particularly true of facets prepared on the (0001¯) surface, where there is apparently
more freedom in facet choice. This is a topic of ongoing research, but the directions are
clear.
These results show that graphene growth on non-traditional crystal faces is viable and
incredibly useful in device fabrication, particularly for production of nanoribbons on a large
scale, and fabrication of graphene transistors at a density greater than 40,000 per cm2 rep-
resents a milestone in the development of graphene electronics. Refinement of this approach
appears imminent, as ribbon width is reduced, facet selection and selective graphene growth
is optimized, and damage to ribbon edges by violent cutting processes is therefore elimi-
nated. Pre-patterning of the SiC substrate is, in general, a new and promising direction in
the development of epitaxial graphene electronics, as more complex structures and appli-
cations are readily envisaged. It is furthermore an important coalescence of top-down and
bottom-up lithographies.
Methods
Substrates were nominally on-axis research-grade semi-insulating 4H-SiC from Cree, Inc.
Arrays of Ni lines were defined on the (0001) or (0001¯) SiC crystal face by a standard
photolithographic lift-off process, and transferred into the SiC by a 43% SF6/23% O2/33%
Ar RIE operating at 30 mTorr. RF power was tuned to give a SiC etch rate of 8 A˚/s, allowing
precisely controllable etching. Ultrasonic treatment in nitric acid removed Ni from the SiC
surface, and further cleaning and graphene growth proceeded as described previously.6,7,18
O2 RIE operating at 100 mTorr was tuned to give a graphene etch rate of ∼1 A˚/s, and etch
time was several to a maximum of ten seconds. Samples were mounted with (11¯0n) facet
parallel to ion flux. Pd/Au contacts were defined by e-beam or photo-lithographic lift-off.
Atomic layer deposition (ALD) of Al2O3 was performed as described by Williams et al.
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in a commercial Cambridge Nanosystems Savannah ALD system prior to photolithographic
lift-off of an Al top-gate. Inclusion of an NO2 functionalization step as specified by Williams
was critical for uniform Al2O3 coverage. Raman mapping was performed with excitation
wavelength 532 nm, lateral resolution ∼1µm, and 0.25− 0.5µm grid spacing. 2D intensity
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was taken at 2D maxima near 2725 cm−1. HRTEM measurements were performed by Evans
Analytical Group in Raleigh, NC, USA.
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1.8 µm1.4 µm
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FIG. 1: AFM scan demonstrating continuity of multilayer epitaxial graphene over a ∼145 nm step
on the SiC(0001¯) plane. Raised pleats are caused by relative contraction of SiC as the sample cools
from elevated growth temperatures,18 and their traversal of the step clearly indicates continuity of
graphene over the step.
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FIG. 2: Process for tailoring of the SiC crystal for selective graphene growth and device fabrication.
(a) nm-scale step is etched into SiC crystal by fluorine-based RIE. (b) Crystal is heated to 1200 –
1300 ◦C (at low vacuum), inducing step flow and relaxation to the (11¯0n) facet. (c) Upon further
heating to ∼1450◦C, self-organized graphene nanoribbon forms on the facet. (d) Complete device
with source and drain contacts, graphene nanoribbon channel, Al2O3 gate dielectric, and metal
top gate, as pictured in Fig. 5.
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FIG. 3: (a) Optical micrograph of a pre-patterned ∼100 nm step on the SiC(0001) face following
graphene growth. Scale bar is 2µm. (b) Raman map (∼ 1µm lat. res., 0.25µm grid) of the
2D peak intensity at this location indicates preferential graphene growth on the (11¯0n) facet. (c)
HRTEM cross-sectional images of a similar step confirm preferential growth on the (11¯0n) facet.
Scale bar is 2 nm, and applies to all insets.
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FIG. 4: (a) Optical micrograph of (11¯0n) facet with graphene ribbon. Scale bar is 2µm. (b)
Raman map (∼ 1µm lat. res., 0.5µm grid) of graphene 2D intensity at this location indicates
presence of graphene essentially exclusively on the facet. (c) Conductance vs. source-drain voltage
as a function of temperature. Band gap is observed at 4K as expected for a ribbon of this width
(200 nm). Inset: optical micrograph of test structure. Scale bar is 5µm.
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FIG. 5: (a) Graphene transistor array with density 40,000 devices per cm2. Scale bar is 100µm.
(b) Room temperature ambipolar gating effect: conductance G vs. gate voltage Vsd. Inset: an
individual FET consisting of source (S), drain (D), graphene channel, and gate (G). Scale bar is
20µm.
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